Number 4			1	_
	2584	undoped with (silicon silicate) with	USPAT;	2004/03/19
		oxide usg	EPO; JPO	10:31
5	12740	phosphosilicate with glass psg	USPAT; EPO; JPO	2004/03/19 10:32
6	16603	sion (silicon silicate) with oxynitride	USPAT; EPO; JPO	2004/03/19
7	199	(undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate)	USPAT; EPO; JPO	2004/03/19 10:33
9	9	with oxymitride) ((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxymitride)) and integrated adj circuit and active with (area region) and	USPAT; EPO; JPO	2004/03/19 14:57
10	1	plug\$4 and metal adj layer 6492224.pn.	USPAT;	2004/03/19
11	1	6144060.pn.	EPO; JPO USPAT;	11:03 2004/03/19 11:03
15	1	((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and integrated adj circuit and active with (area region) and solder\$4 and etch\$3 and polyimide and metal adj layer	EPO; JPO USPAT; EPO; JPO	2004/03/19 15:50
16	2	("5220199" "6037668").PN.	USPAT	2004/03/19 15:28
17	9	6232662.URPN.	USPAT	2004/03/19 15:29
35	1	((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and integrated near3 circuit and active with (area region) and solder\$4 and etch\$3 and polyimide and metal adj layer	USPAT; EPO; JPO	2004/03/19 15:50
36	1	((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and active with (area region) and solder\$4 and etch\$3 and polyimide and metal adj layer	USPAT; EPO; JPO	2004/03/19 15:51
37	8	((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and active with (area region) and (connect connecting connection) and etch\$3 and polyimide and metal adj layer	USPAT; EPO; JPO	2004/03/19 17:11
40		((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and redistribution	USPAT; EPO; JPO	2004/03/19 17:13
41	4		USPAT; EPO; JPO	2004/03/19 17:16
42	0	((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate)	USPAT; EPO; JPO	2004/03/19 17:17
43	158	with oxynitride)) and 29/\$.ccls. ((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate) with oxynitride)) and 257/\$.ccls.	USPAT; EPO; JPO	2004/03/19 17:17

44	8	(((undoped with (silicon silicate) with oxide usg) and (phosphosilicate with glass psg) and (sion (silicon silicate)	USPAT; EPO; JPO	2004/03/19 17:18
_	1	with oxynitride)) and 257/\$.ccls.) and metal adj pad redistribution.ti. and danielle.in.	USPAT;	2004/03/18
			US-PGPUB; EPO; JPO	17:16
_	17 3774		USPAT; EPO; JPO USPAT;	2004/03/18 18:04 2004/03/18
_	2362		EPO; JPO USPAT;	17:20 2004/03/18
	577	integrated adj circuit ((active with circuit with area) and	EPO; JPO USPAT;	17:21 2004/03/18
	3,,	integrated adj circuit) and metal adj	EPO; JPO	17:21
-	405	(((active with circuit with area) and integrated adj circuit) and metal adj layer) and connect\$3 and etch\$3	USPAT; EPO; JPO	2004/03/18 17:22
_	235	((((active with circuit with area) and integrated adj circuit) and metal adj layer) and connect\$3 and etch\$3) and	USPAT; EPO; JPO	2004/03/18 17:29
_	19	silicon with oxide (((((active with circuit with area) and integrated adj circuit) and metal adj	USPAT; EPO; JPO	2004/03/18 17:39
		layer) and connect\$3 and etch\$3) and silicon with oxide) and glass adj layer and substrate		
_	0	(active with circuit with area) and glass adj layer and undoped with silicon and polyimide and etch\$3 and connect\$3 and	USPAT; EPO; JPO	2004/03/18
_	22	metal adj layer (active with circuit with area) and glass with layer and oxide with silicon and polyimide and etch\$3 and connect\$3 and	USPAT; EPO; JPO	2004/03/18 17:42
_	3	metal adj layer redistribution adj layer and (active with	USPAT;	2004/03/18
-	9	circuit with area) redistribution with (film layer) and	EPO; JPO USPAT;	18:05 2004/03/18
_	1632	(active with circuit with area) undoped with silicon with oxide	EPO; JPO USPAT; EPO; JPO	18:14 2004/03/18 18:40
-	4223	phosphosilicate with glass	USPAT; EPO; JPO	2004/03/18
_	7474	silicon with oxynitride	USPAT; EPO; JPO	2004/03/18
-	76	(undoped with silicon with oxide) and (phosphosilicate with glass) and (silicon with oxymitride)	USPAT; EPO; JPO	2004/03/18
-	30	((undoped with silicon with oxide) and (phosphosilicate with glass) and (silicon with oxynitride)) and plug\$3	USPAT; EPO; JPO	2004/03/18
_	30		USPAT; EPO; JPO	2004/03/18 18:19
_	55	((undoped with silicon with oxide) and (phosphosilicate with glass) and (silicon with oxymitride)) and (ic chip integrated adj circuit)	USPAT; EPO; JPO	2004/03/18 18:20
_	2541	(undoped with silicon with oxide) usg	USPAT; EPO; JPO	2004/03/18 18:40
-	13084	(phosphosilicate with glass) bpsg	USPAT; EPO; JPO	2004/03/18 18:41
_	16545	(silicon with oxynitride) sion	USPAT; EPO; JPO	2004/03/18 18:41
_	6	and ((phosphosilicate with glass) bpsg)	USPAT; EPO; JPO	2004/03/18
		and ((silicon with oxynitride) sion) and integrated adj circuit and active with circuit with (area region) and plug\$4		
Search Hi	story 3	/19/04 7:02:36 PM Page 2		

	U	1		ocument		Issue Date	Pages	Title	Current OR	Curre
30	Г	P	<u> </u>	6483150		20021119	11	Semiconductor device with both memories and logic	257/368	257/E2 257/E2
31!	П	Þ	US	6426556	В1	20020730	16	Reliable metal bumps on top of I/O pads with test probe	257/738	257/7 <i>6</i>
32	Г	. P	1			20010918	13	Method and structure to make planar analog capacitor on		257/E2 257/E2
33	Г	P	US	6274899	В1	20010814	13	Capacitor electrode having conductive regions adjacent	257/298	257/30 257/30
34	Г	Þ	ļ				17	Process for fabricating vertical transistors	438/268	257/E2 257/E2
35	Г		1			20000912	10	Method of forming contact plugs in a semiconductor	438/637	257/E2 257/E2
36	Г	•	Ī			20000808	15	Pre deposition stabilization method for forming a void	:	257/E2 257/E2
37	Г	P	បន	6037220	A	20000314	13	Method of increasing the surface area of a DRAM	438/255	257/E2 257/E2
38	Г	Þ	បទ	6027975	A	20000222	15	Process for fabricating vertical transistors		257/E2 257/E2
39	Г	Þ	បទ	6576941	В1	20030610	15	Ferroelectric capacitors on protruding portions of	257/295	257/30
40		Þ	US	6238968	В1	20010529	17	Methods of forming integrated circuit	438/253	257/E2 438/25
41		F					10	System and method for bonding over active	;	257/73 257/E2
42	Г	:	•				12	· Carrian Carr	438/692	438/62 438/62
43	П		į			19980616	7	making god to god to the national control of the co	į ·	257/E2 257/E2
44		F	US	4990464	A	19910205	4	Method of forming improved encapsulation layer	117/43	117/90 148/DI

I IS 818844 A	20001228 Cascada tyna chin modula	257/777	Hallan Min-Chib et al
115 20030167632	- 1		Thomas Danielle A et a
US 6060355 A	20000509 Process for improving roughness of con	S	(F
US 5770500 A	19980623 Process for improving roughness of conductive laver		Batra, Shubneesh et al.
US 6677613 B1	20040113 Semiconductor device and method of fabricating the same		Yamazaki, Shunpei et al.
US 6661057 B1	20031209 Tri-level segmented control transistor and fabrication method	257/336	Dawson, Robert et al.
US 6650002 B1	20031118 Semiconductor device having active element connected to an electrode metal pad via a barrier metal (257/637)	1257/637	Toyosawa, Kenji et al.
US 6620656 B2	20030916 Method of forming body-tied silicon on insulator semiconductor device	438/149	438/149 Min, Byoung W. et al.
US 6548392 B2	20030415 Methods of a high density flip chip memory arrays	438/612	438/612 Akram, Salman et al.
US 6472244 B1	20021029 Manufacturing method and integrated microstructures of semiconductor material and integrated piezore438/53		Ferrari, Paolo et al.
US 6455424 B1	20020924 Selective cap layers over recessed polysilicon plugs	438/675	438/675 McTeer, Allen et al.
US 6432809 B1	20020813 Method for improved passive thermal flow in silicon on insulator devices	438/618	Tonti, William R. et al.
US 6441467 B2	20020827 Semiconductor device having active element connected to an electrode metal pad via a barrier metal (257/637) Toyosawa, Kenji et al	. 159/1531	Toyosawa, Kenji et al.
US 6384486 B2	20020507 Bonding over integrated circuits	257/781	Zuniga, Edgar R. et al.
US 6348709 B1	20020219 Electrical contact for high dielectric constant capacitors and method for fabricating the same	257/311	257/311 Graettinger, Thomas M. e
US 6174735 B1	20010116 Method of manufacturing ferroelectric memory device useful for preventing hydrogen line degradation 438/3		Evans, Thomas A.
US 5972774 A	19991026 Process for fabricating a semiconductor device having contact hole open to impurity region coplanar wi438/435 Matumoto, Akira	v 438/435	Matumoto, Akira
US 5939790 A	19990817 Integrated circuit pad structures	257/773	257/773 Gregoire, Francois et al.
US 5895239 A	19990420 Method for fabricating dynamic random access memory (DRAM) by simultaneous formation of tungster 38/239	H38/239	Jeng, Erik S. et al.
US 5719416 A	19980217 Integrated circuit with layered superlattice material compound	257/295	Yoshimori, Hiroyuki et al.
US 5541748 A	19960730 Liquid crystal display having patterned insulating and semiconductor layers and a method of fabricating 349/42	g349/42	Ono, Kikuo et al.
US 4800171 A	19890124 Method for making bipolar and CMOS integrated circuit structures	438/207	438/207 Iranmanesh, Ali et al.
US 4764480 A	19880816 Process for making high performance CMOS and bipolar integrated devices on one substrate with redu438/203 Vora, Madhukar B	u438/203	Vora, Madhukar B.
US 5815223 A	19980929 Display device having a silicon substrate, a locos film formed on the substrate, a tensile stress film form 849/42	rr849/42	Watanabe, Takanori et a
US 6461895 B1	20021008 Process for making active interposer for high performance packaging applications	438/107	438/107 Liang, Chunlin et al.
US 5106769 A	19920421 Process for manufacturing bi-cmos type semiconductor integrated circuit	438/207	438/207 Matsumi, Koji
US 6649508 B1	20031118 Methods of forming self-aligned contact structures in semiconductor integrated circuit devices	438/618	438/618 Park, Jong-Woo et al.
US 6635536 B2	20031021 Method for manufacturing semiconductor memory device	438/276	438/276 Shin, Hwa-sook et al.
US 6605510 B2	20030812 Semiconductor device with both memories and logic circuits and its manufacture	438/275	438/275 Watatani, Hirofumi
US 6600187 B2	20030729 Semiconductor memory device and method for manufacturing the same	257/296	257/296 Kim, Jeong-Seok
US 6483150 B1	20021119 Semiconductor device with both memories and logic circuits and its manufacture	257/368	257/368 Watatani, Hirofumi
US 6426556 B1	20020730 Reliable metal bumps on top of I/O pads with test probe marks	257/738	257/738 Lin, Mou-Shiung
US 6410424 B1	20020625 Process flow to optimize profile of ultra small size photo resist free contact	438/637	438/637 Tsai, Ming-Huan et al.
US 6300250 B1	20011009 Method of forming bumps for flip chip applications	438/694	438/694 Tsai, Ming-Hsing
US 6291307 B1	20010918 Method and structure to make planar analog capacitor on the top of a STI structure	438/393	438/393 Chu, Shao-Fu Sanford et
US 6274899 B1	20010814 Capacitor electrode having conductive regions adjacent a dielectric post	257/298	257/298 Melnick, Bradley M. et all
US 6197641 B1	20010306 Process for fabricating vertical transistors	438/268	438/268 Hergenrother, John Micha

US 6117766 A	US 6117766 A 20000912 Method of forming contact plugs in a semiconductor device	438/637	438/637 Yoon, Bo-Un et al.
US 6100202 A	US 6100202 A 20000808 Pre deposition stabilization method for forming a void free isotropically etched anisotropically patterned438/734 Lin, Been-Hon et al.	d438/734	Lin, Been-Hon et al.
US 6037220 A	US 6037220 A 20000314 Method of increasing the surface area of a DRAM capacitor structure via the use of hemispherical grain438/255 Chien, Ho-Ching et al.	n438/255	Chien, Ho-Ching et al.
US 6027975 A	US 6027975 A 20000222 Process for fabricating vertical transistors	438/268	438/268 Hergenrother, John M. et
US 6576941 B1	US 6576941 B1 20030610 Ferroelectric capacitors on protruding portions of conductive plugs having a smaller cross-sectional siz 257/295 Lee, Moon-Sook et al.	:257/295	Lee, Moon-Sook et al.
US 6238968 B1	US 6238968 B1 20010529 Methods of forming integrated circuit capacitors having protected layers of HSG silicon therein	438/253	438/253 Yu, Young-Sub et al.

.